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Abstract—Acomplementary p-n class-B oscillatorwith twomag-
netically coupled second harmonic tail resonators is presented and
compared to an N-only reference one. An in depth analysis of phase
noise, based on direct derivation of the Impulse Sensitivity Func-
tion (ISF), provides design insights on the optimization of the tail
resonators. In principle the complementary p-n oscillator has the
same optimum Figure of Merit (FoM) of the N-only at half the
voltage swing. At a supply voltage of 1.5 V, the maximum allowed
oscillation amplitude of the N-only is constrained, by reliability
considerations, to be smaller than the value that corresponds to
the optimumFoM evenwhen 1.8 V thick oxide transistors are used.
For an oscillation amplitude that ensures reliable operation and the
same tank, the p-n oscillator achieves a FoM 2 to 3 dB better than
the N, only depending on the safety margin taken in the design.
After frequency division by 2, the p-n oscillator has a measured
phase noise that ranges from 150.8 to 151.5 dBc/Hz at 10 MHz
offset from the carrier when the frequency of oscillation is varied
from 7.35 to 8.4 GHz.With a power consumption of 6.3mW, a peak
FoM of 195.6 dBc/Hz is achieved.
Index Terms—Class-B, class-C, class-F, distributed oscillator,
ﬁgure of merit (FoM), oscillator, phase noise, voltage-controlled
oscillator (VCO).
I. INTRODUCTION
I N LC oscillators reducing the power consumption whilepreserving low phase noise is a key goal especially for
mobile applications. This can be achieved acting on the oscil-
lator topology and/or on the tank quality factor ( ). Oscillator
topology affects the power vs phase noise trade-off in two
equally important ways. First, acting on the conversion of
circuit noise into phase noise through the impulse sensitivity
function (ISF) [1]; second, changing the maximum achievable
power conversion efﬁciency ( ), i.e., the conversion of DC
power ( ) into resonator RF power ( ), which directly
affects phase noise [2]. The use of voltage-biased topologies
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[3]–[5] eliminates a source of phase noise (i.e., the current
generator) and improves power efﬁciency, but increases the
sensitivity to supply voltage variations. Large voltage swings
(relative to the supply voltage) are desirable to achieve high
voltage efﬁciency, thus high power efﬁciency, and to reduce
phase sensitivity to device noise, but they can drive the active
devices into the triode region, thereby loading the tank, poten-
tially degrading phase noise. Class-C oscillators [6], [7] use
sharp current pulses to improve current efﬁciency, but voltage
efﬁciency is limited to avoid loading the tank. Adopting a
low supply voltage (e.g., 0.475 V in [3]), the active devices
do not enter into triode even as the signal swing approaches
(or exceeds) the supply rails, but performances become very
sensitive to supply voltage variations [8] and, to preserve
power efﬁciency, a dedicated switch-mode voltage regulator
may be needed, thus increasing cost. In class-F oscillators
[9] a non-sinusoidal waveform is created using higher order
resonators, increasing the signal slope and reducing the ISF.
However, as shown in [2] this requires multiple high- induc-
tors. Alternatively, the multiple resonances of a transformer can
be exploited, reducing area occupation. If a step-up transformer
is used to magnetically couple gate and drain, the gate voltage
swing can be enhanced [9], further reducing the ISF. The
clip-and-restore [5] oscillator deliberately pushes the active
devices into deep triode in order to create a non-sinusoidal
waveform at the drain that alters the ISF. When the active
devices are ON their drain voltage is nearly ﬂat, desensitizing
the oscillation phase to circuit noise. Tank loading is countered
using two step-up transformers in series to boost the gate
voltage swing and reduce the ISF. Class-D oscillators operate
the LC tank in a peculiar time-variant regime, resulting in high
and low phase noise. However, the peak voltage swings
of about three times the supply voltage forces the choice of a
low supply voltage (0.4 V in [4], [10]) and results in frequency
pushing. Among the proposed solutions [3], [4], [7], [9]–[27],
the one that has achieved the best efﬁciency, as measured by
the Excess Noise Factor (ENF) [2], is the Class-B oscillator
with an additional LC tank (resonating at ) inserted at the
source of the active devices [26]. The switching transistors
can enter the triode region without loading the tank since,
intuitively they see a high impedance in series with them,
effectively altering the active devices ISF in a way similar
to the class- oscillator in [28], achieving high and low
phase noise. Ideally 100% can be achieved, but with voltage
swings approaching times the supply voltage. Adopting a
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Fig. 1. Class-B oscillators with main noise sources: LC-tank losses, switching
transistors and bias circuitry.
Fig. 2. Class B with tail ﬁlter: (a) -only; (b) p-n. Numerical examples assume
, and , at 2 GHz.
complementary (push-pull) topology, the peak efﬁciency is
reached at lower (theoretically half) voltage swing compared
with an -type-only one, avoiding reliability concerns. For this
reason we present a high efﬁciency complementary Class-B
oscillator with dual LC tail ﬁlter, which can use efﬁciently the
supply current and achieve a low phase noise. In Section II we
brieﬂy recall the deﬁnition of ENF and its expression for an
important class of LC-oscillators. Section III analyzes the phase
noise in class-B oscillators (both -only and p-n) with tail ﬁlter
and derives an accurate closed-form expression for phase noise
and ENF, providing useful design insights. Section IV gives
more details on the practical design aspects of the proposed p-n
oscillator with transformer-based tail ﬁltering and reports on
the experimental results. Section V draws the conclusions.
II. EXCESS NOISE FACTOR IN LC-TANK OSCILLATORS
To benchmark the performance of an oscillator we rely on the
widely used Figure of Merit [29] (FoM) that normalizes phase
noise to frequency of oscillation ( ), offset frequency from the
carrier ( ) and power consumption ( ). The phase noise
of a classic LC-tank oscillator (Fig. 1) can be estimated, using
the theory of Hajimiri and Lee [1], computing the ISF for the
main noise sources. Considering only the noise coming from
the tank losses, assuming a sinusoidal waveform and that the
energy restoring element does not load the tank (such that the
ISF of the tank has a mean square value of 1/2), when the power
conversion efﬁciency ( ) is 100% the oscillator
FoM reaches a thermodynamic limit ( ) that depends
only on the of the tank:
(1)
The ENF, deﬁned [2] as the difference between and
the actual FoM, provides a ﬁgure of merit of the topology, in-
dependent from the tank . For a VCO where the negative re-
sistance transistors have a gate-to-source voltage equal to the
tank single-ended voltage, Mazzanti and Andreani [6], [30],
[31] have shown that, if the active devices do not load the tank,
the transistors contribution to phase noise is times the
tank noise. Using this result ENF is given by:
(2)
This shows that in a classic LC-tank oscillator which drives
the tank with high impedance phase noise is minimized by
maximizing power efﬁciency. The use of an additional LC
tank at the source of the active devices of a class-B oscillator
(Fig. 2(a)) was originally proposed to reduce the current source
noise [26] thanks to the ﬁltering action of the large capacitance
( ) in parallel with it. This topology has, however, two
other important advantages. First, the common source node
can swing below ground, increasing the maximum achievable
voltage swing. Since current efﬁciency remains nearly constant,
is also increased, ultimately reaching a value close to 90%.
Second, the switching transistors can enter the triode region
without loading the tank since they see a high impedance in
series with them. Hence, as suggested by (2) the peak efﬁciency
corresponds also to the peak FoM because, thanks to the tail
resonator, noise remains constant even when the switching tran-
sistors are pushed deeply into linear region. Table I compares
the measured performance of various VCOs with different
topologies, including their ENF1 (computed using the data
available in the referenced papers). The comparison shows
that the class-B oscillator with tail ﬁlter in [26] is superior by
more than 1 dB compared to any reported VCO (assuming
accurate estimation). The main problem of this topology
is the fact that for the optimum FoM the peak voltage across
the transistors is more than twice the supply voltage. For the
oscillator in [26], implemented in a 0.35 CMOS technology
and biased from 2.5 V, the peak FoM of 195.4 dBc/Hz is
reached with a of 81% for a peak swing of 6.4 V (computed
from the values of tank , inductor and current provided in
the paper). Large voltages can seriously damage the transistors
and reduce signiﬁcantly their lifetime [32], [33]. This issue
can be solved if a low supply voltage is chosen (e.g., 0.4 V in
[4]). However, when the oscillator is embedded in a complex
system its supply voltage must be derived from an available
switched-mode power supply (SMPS), possibly shared by other
analog rather than digital blocks to avoid unacceptable spur
levels and keep costs low. The difference between the SMPS
1Even though for class-D and class-F the hypotheses used to derive (2) are
often violated, (1) still provides a useful practical reference to compare different
topologies.
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TABLE I
COMPARISON TABLE.
Fig. 3. Conceptual block diagram of a complete mobile system.
level and the oscillator supply voltage will be absorbed by a
low-voltage drop supply (LVDS) regulator. For a ﬁxed SMPS
voltage level, a low oscillator supply voltage leads inevitably
to a low LVDS efﬁciency and therefore to a degradation of the
overall power efﬁciency. In today's platforms these voltages
are often larger than 1.2 V, with typical values in the range of
1.5 V to 1.8 V (Fig. 3) [34]–[42]. This makes attractive the use
of a complementary p-n topology, shown in Fig. 2(b), which
has twice the current efﬁciency of the -only one and achieves
the same peak power efﬁciency (or equivalently reaches the
same peak FoM), but with half the voltage swing. In [17] a p-n
version of the oscillator of [26] was presented which achieved
a FoM of 183.8 dBc/Hz and a ENF of 11 dB. However, the
focus of that work was to reduce the tail current noise,
not to reduce ENF. This solution will be studied in depth and
compared with the -only topology in the next section.
III. ANALYSIS OF CLASS-B OSCILLATORS WITH TAIL FILTER
The Class-B oscillator with tail ﬁlter can achieve low ENF
thanks to the possibility to obtain very good efﬁciency without
increasing the noise. In fact a big capacitor ﬁlters out the noise
of the current generator (that allows to minimize the voltage
headroom dedicated to it), while the tail LC ﬁlter provides a
high source impedance, allowing to push the oscillator towards a
high power efﬁciency without incurring into phase noise degra-
dation. In the following analysis the goal is to demonstrate this
intuitive argument and, obtaining a closed form expression for
the phase noise, to give some insights on the design of this type
of oscillators. The details of the derivation will be reported in
Appendix A. At ﬁrst the -only topology will be studied and
then the analysis will be extended to the p-n topology.
A. -Only Class-B Oscillator With Tail Filter
The analysis will refer to the top-biased oscillator in Fig. 2(a),
but the same considerations can be done for a bottom biased
oscillator. The main LC tank resonates at the fundamental fre-
quency ( ) and the tail tank resonates at . The ISFs are cal-
culated starting from the state vector [1], [43], [44]:
(3)
where the four state variables correspond to voltages on the ca-
pacitors and the currents ﬂowing through the inductors, scaled
in such a way that the squared sum of the state variables is
proportional to the stored energy, as done in [2], [45], where
this approach was found to be accurate. In steady state
and , where and are the
total capacitance at the main LC tank and tail tank respectively.
1660 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 50, NO. 7, JULY 2015
Fig. 4. Soft switching behavior (oscillator of Fig. 2(a)): idealized (dashed),
smoothing function (continuous), and its modulus (dotted).
1) Main Tank Losses: If a noise charge is injected across the
main tank it will appear across capacitor , creating a pertur-
bation in the ﬁrst state variable . As a result the
ISF associated with the main tank losses can be directly calcu-
lated as shown in Appendix A as:
(4)
where the constant is set equal to .
2) Tail Tank Losses: If a noise charge is injected across
the tail tank, it will affect the oscillator nodes in a time-depen-
dent manner, due to the transistors switching action. During the
oscillation period it is possible to distinguish two cases: ﬁrst,
the plateau, when one transistor is ON and the other one is OFF;
second, during transitions, when both transistors are ON. When
one transistor is ON the charge injected at the source will be
instantaneously divided between capacitors and 2, af-
fecting both tank voltages ( , where and
are the voltages across the main tank and tail tank respectively,
depending on whether or is ON). During transitions in-
stead the capacitance sees only and there is no effect on .
To account for this “soft switching” behavior, idealized by the
dashed line in Fig. 4, a smoothing function (thick line in
Fig. 4) and its modulus (dotted line in Fig. 4)
are introduced. is deﬁned as the difference between the ac-
tive devices normalized to their sum and it can be expressed
as a function of the steady-state oscillation state as:
(5)
where is the effective supply voltage, as shown in Fig. 2(a).
Using the above deﬁnition, the effect of on the tank voltages
and can be approximated as follows:
(6)
Following the same steps as for the ISF of the main tank, re-
ported in Appendix A, the ISF of the tail tank ( ) can be cal-
culated. The plot of the corresponding waveform is reported in
2Here we assume that during the plateau the ON transistor operates close to
an ideal switch. This assumption proves more accurate at higher amplitudes of
operation, which is the optimum operation region of the oscillator.
Fig. 5. Impulse Sensitivity Function of the second harmonic tank (oscillator
of Fig. 2(a)): considering the more complete analysis (continuous) and approx-
imated with just second harmonic (dashed).
Fig. 5 (thick line). Approximating with its dominant har-
monic component at , a sufﬁciently accurate closed form ex-
pression is found ( ), shown as dashed line in Fig. 5.
(7)
3) Active Devices: To derive the ISF of the active devices we
study the effect of a noise charge injected between the tail
node and one output node. A charge injected at one output node
is equivalent to the superposition of one differential plus one
common mode charge injection both of . Differential and
tail charge injection have already been discussed. A common
mode charge injected at the main tank, through the switching
action of the transistors, appears periodically also across the tail
capacitor and its effect can be approximated as:
(8)
Adding up all the contributions the transistors ISF is found
as:
(9)
The above expressions were validated against numerical simu-
lations for different values of device parameter using themethod
suggested by Pepe et al. [46], based on periodic transfer func-
tion simulations. The results for a representative case are plotted
in Figs. 6–7.
4) Total Phase Noise: Starting from the ISFs expression in
(4), (7) and (9) the corresponding phase noise contributions have
been calculated, as shown in Appendix A. The results are com-
pared with simulation results in Fig. 8. It can be seen that our
analysis accuratelymodels not only the overall phase noise, with
less than 0.5 dB error, but also its main individual contributions,
with an error always less than 1 dB. Using further simpliﬁed ISF
expressions, i.e., considering only the harmonic components at
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Fig. 6. Main tank and tail tank ISFs simulated (dotted) and evaluated (contin-
uous) of Fig. 2(a).
Fig. 7. Active devices ISF simulated (dotted) and evaluated (continuous) of
Fig. 2(a).
Fig. 8. Output noise not normalized to the carrier of the different sources: sim-
ulated (markers) and calculated (lines) of oscillator of Fig. 2(a).
and , the following closed form expression for the oscil-
lator phase noise is found:
(10)
Based on (10) the ENF has been calculated for different values
of the tank capacitors and quality factors and compared with
simulations in Fig. 9. A few considerations can be made. As
(10) suggests, as a general rule the quality factor of the second
harmonic tank should be maximized. In this way three effects
are achieved. First, the absolute noise is reduced. Second, the
impedance seen by the main tank during the switching transi-
tions is increased, reducing loading effects. This translates into a
reduction of the factor that multiplies in (10). Third, power
efﬁciency is increased. Another design choice is the size of the
Fig. 9. ENF for different values of tank capacitors and quality factors simulated
(markers) and calculated (lines).
Fig. 10. Complementary p-n class-B oscillator with (a) dual and (b) single
LC tanks at the tails.
tail capacitance . Notice that appears squared at the de-
nominator and instead it is linear at the numerator in (10). How-
ever, is alwaysmultiplied by the square of and, if is in-
creased, decreases, leading to a higher phase noise. The ENF
shows an optimum for a relatively small values of which de-
pends on the quality factors ratio . If is larger than
then the value of has a reduced effect. Assuming a very
high , the numerator in (10) approaches and eventually
surpassing the behavior of a ”close to ideal” oscillator as given
by (2). It is worth mentioning that a good approximation of the
switching behavior is mandatory to obtain an accurate result (a
key difference compared to the class-F analysis in [2]).
B. P-N Class-B Oscillator With Tail Filter
Let us now consider the p-n Class B oscillator shown in
Fig. 2(b), where two second harmonic tail resonators are used,
one at the NMOS source and the other at the PMOS source.
Notice that, a simpler solution would be the one shown in
Fig. 10(b), where the source of the PMOS transistors is con-
nected directly to the current source and to the large capacitor
. It was shown by Andreani [47] that assuming a perfectly
differential tank capacitance and a high impedance on one
side, a complementary class-B oscillator has the same phase
noise behavior of an -only oscillator. However, since the tank
cannot be made perfectly-differential, the PMOS transistors
noise would see a low impedance path to ground, thereby
loading the tank and increasing phase noise at large amplitudes
[48]. The impulse sensitivity function theory can be applied
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Fig. 11. Simulated voltage waveforms of the oscillator in Fig. 10(a).
to resonators which consist of more energy storing elements
(e.g., a transformer). According to the ISF theory when a noise
impulse charge is applied, only the voltage across the capacitor
changes and no effect is present on the current ﬂowing through
the inductor [1]. This will be conﬁrmed by simulation results
at the end of this section. To compute the ISF for each noise
source the starting point is the deﬁnition of the state vector,
that in this case is of sixth order since three tanks are present.
See equation (11) at the bottom of the page. Now referring to
Fig. 11 the steady state is approximated ,
and .
1) Noise Sources and ISF: Following the same steps outlined
above for the -only oscillator, the ISF for the main tank can be
calculated as
(12)
It is clear that (12) is equal to (4) if and
and everything else is the same. To model
the effect of cross-coupled pairs switching on the tail tanks, the
functions and are deﬁned, similarly to the
function for the -only oscillator:
(13)
where is the common mode output voltage. Using the
above deﬁnitions, the effect of on the tank voltages and
/ can be written similarly to (5) with replaced
by / . The underlying assumption is that a charge
injected at the NMOS tail has no effect on the PMOS tail
capacitance and vice versa. Following the same steps as for
the -only oscillator, the ISF of the tail tanks and
can be calculated. A simple analytical expression can be found
extracting only the dominant harmonic component at :
(14)
Fig. 12. Main tank ( ) and tail tanks ( ) ISFs simulated (dotted) and evalu-
ated (continuous) of oscillator of Fig. 2(b).
As for the main tank ISF, (14) is equal to (7) if
and and everything else is the same.
To evaluate the ISF of the transistors, we start considering the
effect of a charge injected between the drain and source of the
NMOS transistorM2 in Fig. 2(b). The injected charge can be
decomposed into a charge injected at the source plus an opposite
charge injected at the drain that can be split into equal common-
mode and differential components. The effect of the differential
charge injected at the drain is only on the main tank capacitors:
. The combined effect of injecting at the
source and at the two drains is highly time-varying. When
M2 and M3 are ON, we have:
(15)
When M2 and M3 are OFF, the sign of is reversed, while
and stay the same. During switching transitions
and . As a result the ISF is
well approximated as:
(16)
Similarly, the ISF of the PMOS transistors can be derived as:
(17)
Figs. 12–13 report the simulated and calculated waveforms for
the main tank, the tail tanks and the NMOS and PMOS transis-
tors ISFs, showing in all cases quite good accuracy.
(11)
GARAMPAZZI et al.: ANALYSIS AND DESIGN OF A 195.6 DBC/HZ PEAK FOM P-N CLASS-B OSCILLATOR WITH TRANSFORMER-BASED TAIL FILTERING 1663
Fig. 13. Active devices (nMOS, pMOS) ISF simulated (dotted) and evaluated
(continuous) of oscillator of Fig. 2(b).
Fig. 14. Simulated ISFs with and without transformer coupling of Fig. 18.
Fig. 15. Output noise not normalized to the carrier of the different sources:
simulated (markers) and calculated (lines) of oscillator of Fig. 2(b).
Fig. 16. Simulated Excess Noise Factor of only (markers) and p-n (lines)
(oscillators of Fig. 2).
2) Overall Phase Noise and ENF: Starting from the ISFs
expressions in (12), (14) and (16)–(17) the corresponding
phase noise contributions have been calculated, as shown in
Appendix A. The results are compared with simulation results
in Fig. 15 showing very good accuracy as for the -only
oscillator. To compare p-n and -only oscillators the ENF
has been calculated and simulated for both and the results are
plotted in Fig. 16 for different values of tail tanks capacitance
and quality factors. In the designs the p-n oscillator is operated
at twice the supply voltage of the -only and the tail capacitors
, are both set to 1/2 the value of in the -only.
As expected the ENF of the two oscillators is essentially the
same, showing once again that in principle, when no design
constraints are imposed, -only and p-n structures achieve the
same efﬁciency. One main drawback in using the p-n oscillator
with tail ﬁlter is related to the need of two tail ﬁlters, which
means more than doubling the ﬁlter's area occupation [49]. The
use of a transformer at the tail represents a suitable solution to
this problem without changing the ISF and thus the character-
istic of this topology (Fig. 14 shows the simulated transistor's
ISF with and without the magnetic coupling). The use of a
transformer, however, leads to practical limitations, since for
example in general is easier to achieve a better quality factor
by using two separate inductors instead of a transformer, but
the analysis presented is a suitable tool to determine the impact
on the overall performance.
C. Effect of Supply Voltage Limitations on P-N and -Only
Oscillators
The above analysis has disregarded any consideration related
to technology reliability limitations. When these limitations are
considered, depending on the type of transistors, the topology
and on the available voltage supply the minimum achievable
ENF can be affected. The large electric ﬁeld experienced by the
gate oxide in high swing oscillators can potentially reduce their
long term reliability mainly due to time-dependent dielectric
breakdown (TDDB) [50]. In our design a 55 nm CMOS tech-
nology was adopted, which provides standard transistors with a
nominal supply of 1.2 V and high voltage thick (3.4 nm) oxide
transistors having a nominal supply voltage of 1.8 V. The data
extrapolated from themanufacturer TDDB reliability guidelines
suggest a maximum DC oxide voltage of 2.4 V for thick oxide
devices for 10-years 0.1% chip failure rate at 125 . Recent
publications [28], [50] analyze more in detail reliability issues
in oscillators suggesting that such limits may be overly pes-
simistic. Publicly available data [50] on 3.5 nm thick oxide
devices indicate a characteristic time to breakdown ( ) of
(for 63.3% probability) at 4 V oxide voltage and 140
for an area of . Applying the Weibull distribution [50]
with a slope factor , a voltage acceleration factor
and a device size of 50 the estimated maximum voltage
is about 3.2 V3 for a time to breakdown ( ) of 10 years
with a circuit failure rate of 0.002% (roughly corresponding to
a 10 chip failure rate of 0.1% for a 0.2 circuit area).
An accurate technology reliability characterization is necessary
to correctly estimate the maximum voltage for the desired .
In our design a conservative 2.1 V maximum VCO swing (peak
differential) was taken as a design target that corresponds to
about 2.15 Vmaximum gate-source voltage swing. This was ob-
tained from the maximum oxide voltage speciﬁed by the man-
ufacturer reduced by about 10% to take into account the uncer-
tainty in the control of the maximum VCO swing in the pres-
ence of technology temperature and supply variations. Keeping
3Notice that, given the exponential dependence between and oxide
voltage, the fact that the oxide reaches the peak voltage only for a small fraction
of the oscillation period does signiﬁcantly change the maximum allowed
voltage in AC regime with respect to DC [28].
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Fig. 17. Excess noise factor of (a) p-n (red) and b,c) only (black) oscilla-
tors (Fig. 2) as a function of supply voltage: simulated (markers) and calculated
(lines).
the (fairly aggressive) safety margin of 10% but starting from
the less conservative maximum oxide voltage of 3.2 V the max-
imum VCO swing becomes about 2.8 V. An -only topology
achieves the same minimum ENF of a corresponding comple-
mentary pn-structure at twice the voltage swing and is there-
fore more affected by reliability constraints. In Fig. 17 we re-
port the minimum achievable ENF for a p-n (curve a) and an
-only (curve b) class-B oscillators with resonant tail ﬁlters as
a function of the supply voltage. The simulations were carried
out using high voltage transistors. In curve b the -only oscil-
lator is pushed to its maximum voltage swings and it achieves
approximately the same ENF of the p-n oscillator. However, for
a supply voltage of 1.5 V the maximum swing is close to 3.8 V,
which exceeds even more the relaxed oxide reliability limits.
If the maximum voltage swing is limited to 2.1 V, curve c is
obtained. At 1.5 V the minimum achievable ENF increases by
as much as 3 dB. The penalty gradually reduces as the supply
voltage is reduced and is below 1 dB for 1 V supply voltage.
IV. OSCILLATOR DESIGN AND EXPERIMENTAL RESULTS
The difﬁculty to extract the tank , together with the high
sensitivity of phase noise to , limits the ability to accurately
assess the potential of a new topology. Because of this we
have built a test chip that allows to compare the proposed
topology with a reference oscillator, both working in the same
operating conditions. The implemented chip prototype includes
the class-B complementary p-n oscillator (with magnetically
coupled tail ﬁlters), together with a class-B -only oscillator
with a single tail ﬁlter ( used as reference) and was fabricated in
a 55 nm standard CMOS technology with only one thick metal
layer. Circuit schematics are reported in Fig. 18. The oscillators
use thick oxide devices and are biased from a 1.5 V internal
supply derived from the external 1.8 V supply through an
on-chip band-gap referenced programmable low-voltage-drop
regulator. Both use identical tanks and can be tuned from
about 7.4 GHz to 8.4 GHz (before frequency division by 2,
using a classical CML divider) with a 5 bits MOM capacitor
bank. Small sized varactors (used for ﬁne tuning) were not
included. For the tail tank the main design goal is to maximize
its impedance at . This can be achieved using a high
tank and/or a large inductor. A small inductor with high is
preferable because it allows to use very large switching devices
(with very low but large parasitic capacitance). This
allows to improve power efﬁciency and gives about 1 dB phase
Fig. 18. Class-B oscillators with LC tail ﬁlters: (a) -only and (b) p-n.
Fig. 19. Chip photo.
noise improvement (from simulations), although at the cost of
an extra capacitor array for the tuning of the tank. Using
coupled inductors allows to save area and to use single tunable
capacitor array. The coupled tanks (with inductor values of
180 pH and 130 pH and a coupling factor of 0.7) have a quality
factor of about 10. A single 3-bit capacitor bank at the NMOS
switching transistors source (controlled independently from the
main tank) is used for tuning them. For the -only oscillator
the single tail tank has a quality factor of about 6 and uses
an inductor of 300 pH. A die photograph of the oscillators is
shown in Fig. 19: the -only and p-n oscillators have an active
area of 0.17 and 0.19 respectively. Fig. 20 shows
the measured phase noise at the minimum and maximum
frequencies for both oscillators. The noise corner is
between 200 kHz and 400 kHz for the p-n oscillator and
between 400 kHz and 600 kHz for the only while the
noise exceeds the 2G TX speciﬁcation at 20 MHz frequency
offset by more than 7 dB for the p-n oscillator and by 8 dB for
the -only, giving sufﬁcient margin for other non-idealities.
-only oscillator (Fig. 20) has higher ﬂicker noise sensitivity
compared to the p-n, probably due to a slightly mistuning
of the tail ﬁlter [51]. Fig. 21 shows the phase noise of both
oscillators at the maximum frequency as a function of power
consumption. The p-n oscillator reaches a minimum phase
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Fig. 20. Phase noise measurements (after freq divider by 2) at the minimum
and maximum frequency of oscillation.
Fig. 21. Measured (dots) phase noise at 10 MHz offset after freq. divider by
2 and simulated (lines) phase noise with 6 dB reduction as a function of power
dissipation of p-n and only oscillators. Shaded area corresponds to voltage
swings in excess of 2.1 V.
noise of for an estimated oscillation amplitude
of 1.6 V. The p-n oscillator has 0–1 dB lower phase noise of
the -only one with half the power consumption (i.e., the same
output voltage for the same tank) thanks to the higher of the
tail resonator. The -only oscillator reaches its minimum phase
noise of at the power consumption
of its p-n counterpart (i.e., for an amplitude of ). The
tail tank of the -only is not tunable, which leads to some
residual loading effects, responsible for an estimated 0.5–1 dB
phase noise degradation. The best achievable FoM is 195.6
dBc/Hz for the p-n oscillator and 192.3 dBc/Hz for the -only,
if conservatively limited to AC output voltage of 2.1 V, and it
varies about 1.3 dB and 1.8 dB respectively across the tuning
range (Fig. 22). Pushing the -only to its limit oscillation
amplitude further improves its FoM to 193.5 dBc/Hz, but
poses reliability concerns. Table I compares the two prototype
oscillators [54] with the state of the art. With the exception of
[3], the average FoM over the tuning range of the p-n oscillator
is the highest reported. However the oscillator in [3] has an
Fig. 22. Measured phase noise and FoM at 10 MHz offset over tuning range.
unpractical low supply and its FoM drops by 1 dB for a 25 mV
supply voltage variation. For a further comparison the ENF was
computed. The of the two prototype oscillators was estimated
measuring both the minimum supply current needed to start-up
oscillations and the maximum absorbed current for a given
supply voltage. Fitting the measured number with simulation
gives in both cases an estimated between 14 and 15. Together
with the same oscillator topology of the -only oscillator in
[26] (that does not take into account any possible stress effect),
the presented pn-oscillator has the lowest reported ENF. The
p-n oscillator also has a high of 197.1 dBc/Hz , which
is among the best of the high FoM and low ENF oscillators
reported in the literature. Frequency pushing was measured at
maximum and minimum frequencies by changing the regulator
output voltage and varying the regulator supply voltage and the
results are reported in Fig. 23.
V. CONCLUSION
The phase noise of -only and p-n class-B oscillators with
second harmonic tail resonant tanks has been analyzed. An ac-
curate analytical formula is found that provides useful design
insights. The analysis shows that the p-n oscillator outperforms
the -only forsupplyvoltagesof1Vorhigher.Wehaveproposed
a complementary class-B oscillator with transformer based tail
ﬁltering that exhibits a high efﬁciency and has 3–4 dB better
FoM than a reference -only oscillator, when the maximumAC
output voltage is conservatively limited to less than 2.1 V, at a
supply voltage of 1.5 V. The transformer based tail ﬁlter permits
to save area compared to classical implementations and allows to
achieve a more constant FoM across the tuning range thanks to
the tuning. The fabricated 55 nm CMOS oscillator displays one
of the best reported ENF avoiding reliability concerns.
APPENDIX
The system can be represented as the steady-state vector
[1], [43], [44] in (A.1) to which a random perturbation vector
will be added. See equation (A.1) at the bottom of the page.
(A.1)
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Fig. 23. Frequency pushing measurements (after frequency divider): measured frequency offset from nominal as function of the supply voltage (a) and as a
function of the regulator supply voltage (b).
When a charge pulse is applied across one of the capaci-
tors a steady state phase error is produced in the oscillator. The
phase error is a function of the time
instant (within the oscillation period) when the charge pulse is
injected and is proportional to the Impulse Sensitivity Function
. Neglecting the component of orthogonal to the trajec-
tory, the phase perturbation can be derived from the state
variables derivatives [1], [44] where the ISF in terms of
state-space vectors is given in (A.2) [1], [44].
(A.2)
In (A.2) is just a normalizing factor, being the maximum
charge across the capacitor placed between the nodes of interest.
Once the phase responses of the noise sources have been eval-
uated, the phase noise caused by a white current noise
source can be obtained using (A.3).
(A.3)
This assumes that the noise perpendicular to the steady state-
space trajectory of the oscillation does not generate any contri-
bution to phase noise. Andreani and Wang [44], based on the
more accurate phase noise evaluation proposed by Demir et al.
[52] and Kaertner [43], have demonstrated that the error made
without considering this component, using appropriate normal-
ization factor of the state variables, is in fact negligible.
The active devices are clearly non-stationary sources:
. Their phase noise
contribution can be calculated using the general expression:
(A.4)
It is easy to show that since is large only when is close
to zero, its contribution can be neglected, hence can be
expressed as . Furthermore, since
is close to zero during the switching transients, as shown in
Fig. 11, i.e., when both and are non-zero,
in (A.4) can be approximated as yielding
the simpliﬁed expression in (A.5) at the bottom of the page.
where was approximated considering only the ﬁrst
and second harmonic. In (A.5) only the ﬁrst and second har-
monic of the drain current, equal respectively to the main and
tail tank currents, give a non-zero integral. The resulting overall
phase noise expression is reported in (10), conﬁrming the gen-
eral result that the active devices contribute times the phase
noise contribution due to the tanks losses. Notice that the gen-
eral result found in [6], [30] in principle cannot be applied since
the active devices work in deep triode and they do not act as a
memory-less transconductor due to the tail tank.
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